MEMORY WITH AUTO REFRESH TO DESIGNATED BANKS

Abstract

banks, wherein *n* is an integer greater than or equal to 2, 2ⁿ refresh row address counter circuits configured to generate 2ⁿ sets of refresh row address signals in response to 2ⁿ refresh enable signals, a multiplexer circuit configured to provide the 2ⁿ sets of refresh row address signals to the 2ⁿ DRAM banks in response to the 2ⁿ refresh enable signals, and a bank select circuit configured to provide 2ⁿ bank enable signals to the 2ⁿ DRAM banks in response to at least (n + 1) external address signals and in response to the 2ⁿ refresh enable signals is provided. The 2ⁿ bank enable signals cause at least two but less than all of the 2ⁿ DRAM banks to be refreshed using at least two of the 2ⁿ sets of refresh row address signals in response to the 2ⁿ refresh enable signals.